
Solutions - Quiz 1

(September 26th @ 5:30 pm)

PROBLEM 1 (30 PTS)

• Complete the timing diagram of the digital circuit shown below. You must consider the propagation delays. Assume the propagation delay of every gate is 5 ns. The initial values of all signals are plotted in the figure.




PROBLEM 2 (30 PTS)

• Complete the timing diagram of the logic circuit whose VHDL description is shown below:

```
library ieee;
use ieee.std logic 1164.all;
                                     a
entity test is
                                     b
 port ( a, b, c: in std logic;
         f: out std logic);
end test;
                                     С
architecture struct of test is
  signal y: std logic;
begin
  f <= y nand b;
                                     f
  y \le a \times (not (c));
end struct;
```

PROBLEM 3 (40 PTS)

• The following is the timing diagram of a logic circuit with three inputs. Simplify the Boolean expression of the circuit and sketch the minimized circuit.



1